Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Enhanced bus architecture for posted read operation between masters and slaves

Enhanced bus architecture for posted read operation between masters and slaves

US Patent 6807593 · Granted Oct 19, 2004

Estimated economic value: $1,881,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Prefetch memory management unit for real-time virtual memory address translation2025
Two-stage hybrid memory buffer for multiple streams2023
Data storage system data access arbitration2022
Jitter attack protection circuit2022
Encrypting system level data structures2021
Two-stage hybrid memory buffer for multiple streams2021
Virtual controller memory buffer2021
Storage compute appliance with internal data encryption2021
Storage compute appliance with user authentication and memory allocation capabil2021
Enhanced garbage collection2020
Encryption key shredding to protect non-persistent data2020
Lossless switching of traffic in a network device2019