Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multilayer analog interconnecting line layout for a mixed-signal integrated circuit

Multilayer analog interconnecting line layout for a mixed-signal integrated circuit

US Patent 6800923 · Granted Oct 5, 2004

Estimated economic value: $2,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Polishing head, CMP apparatus including a polishing head, and manufacturing meth2019
Polishing head, CMP apparatus having polishing head, and semiconductor integrate2018
Semiconductor device2016
ESD protection device having a geometric salicide pattern2013
Semiconductor device2013
Semiconductor device2011
Semiconductor device2010
Semiconductor device2010
Semiconductor device2010
Semiconductor device2009
Multilayer analog interconnecting line layout for a mixed-signal integrated circ2006
Structure including multiple wire-layers and methods for forming the same2006