Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating a MOS transistor with a drain extension and corresponding transistor

Method of fabricating a MOS transistor with a drain extension and corresponding transistor

US Patent 6800514 · Granted Oct 5, 2004

Estimated economic value: $9,663,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for manufacture of a semiconductor wafer suitable for the manufacture of 2020
Method for manufacture of a semiconductor wafer suitable for the manufacture of 2018
Integrated circuit comprising a gradually doped bipolar transistor and correspon2012
Integrated circuit comprising a substrate and a resistor2010
Integrated circuit comprising a gradually doped bipolar transistor2010
Magnetic sensor of very high sensitivity2008
Very high sensitivity magnetic sensor2006
Method of repairing an integrated electronic circuit using a formed electrical i2006
Method for making a SOI semiconductor substrate with thin active semiconductor l2006
Lateral operation bipolar transistor and a corresponding fabrication process2005
Bipolar transistor manufacturing method2005
Contact structure on a deep region formed in a semiconductor substrate2005