Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Physical linearity test for integrated circuit delay lines

Physical linearity test for integrated circuit delay lines

US Patent 6798186 · Granted Sep 28, 2004

Estimated economic value: $2,080,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data storage system data access arbitration2022
Jitter attack protection circuit2022
Encrypting system level data structures2021
Virtual controller memory buffer2021
Storage compute appliance with internal data encryption2021
Storage compute appliance with user authentication and memory allocation capabil2021
Enhanced garbage collection2020
Encryption key shredding to protect non-persistent data2020
Enhanced read recovery based on write time information2019
Random time generated interrupts in a cryptographic hardware pipeline circuit2019
Hash authenticated data2019
Encryption key shredding to protect non-persistent data2018