Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Margining pin interface circuit for clock adjustment of digital to analog converter

Margining pin interface circuit for clock adjustment of digital to analog converter

US Patent 6788229 · Granted Sep 7, 2004

Estimated economic value: $24,511,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Margining pin interface and control circuit2004
Absolute value circuit2004
Electrical system with small signal suppression circuitry2000
Knock sensor system for detecting and responding to a disconnect condition1999
Comparator with small signal suppression circuitry1999
Wide common mode range comparator and method1998
Reconfigurable filter system1998
Class D amplifier and method1997
Wide common mode range comparator and method1997
Amplifier system for low level sensor signal1995
Self-biasing for enhancement-mode field effect transistors1987
Differential current amplifier1984