Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming an embedded memory including forming three silicon or polysilicon layers

Method of forming an embedded memory including forming three silicon or polysilicon layers

US Patent 6787419 · Granted Sep 7, 2004

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor structure and method of forming the same2025
High electron mobility transistor device and manufacturing method thereof2025
High electron mobility transistor device and manufacturing method thereof2025
GaN device with N2 pre-treatment and method of performing N2 pre-treatment2025
High electron mobility transistor device and manufacturing method thereof2025
Field effect transistor, preparation method thereof and integrated circuit2024
Semiconductor with faster conduction for rapid writing to memory2024
Semiconductor with extended life time flash memory and fabrication method thereo2024
Power semiconductor device2023
Method of single crystal growth by controlling the heating of a source material 2023
Method of making a vertically-aligned three dimensional semiconductor structure2023
Oscillator wafer-level-package structure2023