Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of optimizing high performance CMOS integrated circuit designs for power consumption and speed using global and greedy optimizations in combination

Method of optimizing high performance CMOS integrated circuit designs for power consumption and speed using global and greedy optimizations in combination

US Patent 6785870 · Granted Aug 31, 2004

Estimated economic value: $7,969,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Smart well device, multimodal system, and method for multi-analyte monitoring an2024
Ussing chamber devices, systems, and methods of use thereof2024
Handheld electrochemical sensing platform2022
Method and apparatus for evaluating integrated circuit design performance using 2011
Method and apparatus for evaluating integrated circuit design performance using 2010
Method and apparatus for evaluating integrated circuit design model performance 2010
Systems and methods for determining costs associated with a selected objective2006
Power estimation based on power characterizations2006
Method for analysis of interconnect coupling in VLSI circuits2005
Edge enhancement method and apparatus in digital image scalar-up circuit2005
Individually adjustable back-bias technique2005
Method of modeling the crossover current component in submicron CMOS integrated 2004