Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for a low power, multi-level GTL I/O buffer with fast restoration of static bias

Apparatus and method for a low power, multi-level GTL I/O buffer with fast restoration of static bias

US Patent 6785828 · Granted Aug 31, 2004

Estimated economic value: $18,815,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Interconnect repeater planning and implementation flow for abutting designs2023
Automatic derivation of integrated circuit cell mapping rules in an engineering 2022
Microcontroller unit and fabrication method thereof2021
Method and apparatus for sequencing power in a photodetector circuit2004
Method and apparatus for a low power, multi-mode GTL I/O buffer utilizing midrai2003