Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Combinational test pattern generation method and apparatus

Combinational test pattern generation method and apparatus

US Patent 6782502 · Granted Aug 24, 2004

Estimated economic value: $37,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Intra-chip and inter-chip data protection2024
Restoring memory data integrity2022
Efficient and high speed 2D data transpose engine for SOC application2010
Cross switch supporting simultaneous data traffic in opposing directions2006
DSP memory bank rotation2005
Method and system for synchronously initializing digital logic circuits2003
Combinational test pattern generation method and apparatus2002
Direct access logic testing in integrated circuits2002