Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Device and method for interpolated signal resampling between sampling clock cycles

Device and method for interpolated signal resampling between sampling clock cycles

US Patent 6782058 · Granted Aug 24, 2004

Estimated economic value: $2,825,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Arrangement for initializing digital equalizer settings based on comparing digit2007
Self-calibration procedure in physical layer transceiver for home telephone wire2007
Device and method for adjusting input gain for multiple signal formats in a data2006
Device and method for I/Q modulation, frequency translation and upsampling2005
Compatibility mode pulse signal generation circuit and method2005
Arrangement for reducing transmitted jitter2005
Network receiver utilizing pre-determined stored equalizer coefficients2005
Adaptive energy detector gain control in physical layer transceiver for home tel2004
Physical layer transceiver architecture for a home network station connected to 2004
Device and method for signal sampling at multiple clock rates2003
Device and method for I/Q modulation, frequency translation and upsampling2003
Automatic gain control device and method for base band signaling in communicatio2003