Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Early power-down digital memory device and method

Early power-down digital memory device and method

US Patent 6781911 · Granted Aug 24, 2004

Estimated economic value: $22,522,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Flush mount-corner mount gang box2010
Mechanism for self refresh during advanced configuration and power interface (AC2009
Device and method for maximizing performance on a memory interface with a variab2009
Buffered writes and memory page control2008
Method and apparatus to improve multi-CPU system performance for accesses to mem2008
Precharge suggestion2007
Memory transaction ordering2006
Adaptive page management2006
Dual-port buffer-to-memory interface2006
Method and apparatus for controlling power states in a memory device utilizing s2006
Memory bus termination with memory unit having termination control2005
Mapping data masks in hardware by controller programming2005