Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High-speed hardware implementation of MDRR algorithm over a large number of queues

High-speed hardware implementation of MDRR algorithm over a large number of queues

US Patent 6778546 · Granted Aug 17, 2004

Estimated economic value: $74,405,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Router and switch architecture2016
EO device for processing data signals2016
Pipelined packet switching and queuing architecture2014
Pipelined packet switching and queuing architecture2014
Pipelined packet switching and queuing architecture2013
Programmable matrix processor2013
Optical programmable matrix processor2012
Pipelined packet switching and queuing architecture2011
Pipelined packet switching and queuing architecture2011
Instrumenting packet flows2011
Buffering schemes for optical packet processing2011
Pipelined packet switching and queuing architecture2011