Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Layout design process and system for providing bypass capacitance and compliant density in an integrated circuit

Layout design process and system for providing bypass capacitance and compliant density in an integrated circuit

US Patent 6775812 · Granted Aug 10, 2004

Estimated economic value: $7,647,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ferroelectric random access memory sensing scheme2021
Ferroelectric random access memory sensing scheme2020
Systems and methods for driving data over a bus where the systems employ a bus c2008
Method and apparatus for achieving higher product yields by using fractional por2005
System and method for reducing leakage in memory cells using wordline control2005
System and method for designing circuits in a SOI process2005
Process and system for developing dynamic circuit guidelines2004
Bitline splitter2003
Dynamic logic MUX2003
Edge-triggered, self-resetting pulse generator2002
Characterization of sense amplifiers2001
Content addressable memory cell with a bootstrap improved compare2001