Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing latency due to set up time between DMA transfers

Method and apparatus for reducing latency due to set up time between DMA transfers

US Patent 6775717 · Granted Aug 10, 2004

Estimated economic value: $6,268,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Flexible and dissolvable solid sheet article2025
Battery protection device and chip for protecting battery including a select cir2025
Integrated multi-slip sidetracking setting device for ultra-deep well2024
Image forming apparatus and electrical equipment2024
Image reading apparatus2017
Method and apparatus for operating commands on a storage device controller witho2016
Scoped resource authorization policies2015
Target-based access check independent of access request2013
Efficient strip-down and re-alignment of ingressing physical layer/data layer pa2012
Memory unit with controller managing memory access through JTAG and CPU interfac2008
Transaction aligner microarchitecture2006
Fly-by support module for a peripheral bus2003