Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for modifying cache address computation schemes

Method and apparatus for modifying cache address computation schemes

US Patent 6763420 · Granted Jul 13, 2004

Estimated economic value: $2,280,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for dynamically allocating memory address space between phy2016
Apparatuses and related methods for overflow detection and clamping with paralle2016
Overflow detection and clamping with parallel operand processing for fixed-point2013
Flexible architecture for SONET and OTN frame processing2008
Overflow detection and clamping with parallel operand processing for fixed-point2007
Texture addressing circuit and method2006
Programmable cache system2006
Method and apparatus for level-of-detail computations2005
Multi-access FIFO queue2005
Accurate and cost effective linear interpolators2004
Multi-access FIFO queue2003
TIMING CONTROLLER HAVING DEPENDENCY MEMORY, SELECTION SERIALIZATION COMPONENT AN2002