Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual-loop PLL with DAC offset for frequency shift while maintaining input tracking

Dual-loop PLL with DAC offset for frequency shift while maintaining input tracking

US Patent 6762634 · Granted Jul 13, 2004

Estimated economic value: $2,665,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Spread spectrum clock generator with controlled delay elements2012
Spread spectrum clock generator with controlled delay elements2010
Spread spectrum clock generator with controlled delay elements2008
Clock presence detector comparing differential clock to common-mode voltage2004
Digital-to-analog DAC-driven phase-locked loop PLL with slave PLL's driving DAC 2004
Power down mode signaled by differential transmitter's high-Z state detected by 2004
Voltage-controlled crystal oscillator (VCXO) using MOS varactors coupled to an a2003
Power down mode signaled by differential transmitter's high-Z state detected by 2003
Power down circuit detecting duty cycle of input signal2003
MOS variable capacitor with controlled dC/dV and voltage drop across W of gate2003
Fine-tuning phase-locked loop PLL using variable resistor between dual PLL loops2001