{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Line segmentation in programmable logic devices having redundancy circuitry", "item": "https://www.patentleaderboard.com/patent/6759871"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Line segmentation in programmable logic devices having redundancy circuitry

Line segmentation in programmable logic devices having redundancy circuitry

US Patent 6759871 · Granted Jul 6, 2004

Estimated economic value: $42,079,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stacked vertical transport field effect transistor with anchors2025
Systems and methods to improve transportation efficiencies2025
Electric vehicle charging recommendation systems and methods2025
Direct backside self-aligned contact2025
Stacked FET with extremely small cell height2025
Image sensor pixel array having minimal repeating unit2025
Static random access memory device with stacked FETs2025
Antenna and electronic device2025
Memory device random option inversion2021
FPGA configuration bitstream protection using multiple keys2015
FPGA configuration bitstream encryption using modified key2015
FPGA configuration bitstream protection using multiple keys2014