Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Voltage-controlled delay line with reduced timing errors and jitters

Voltage-controlled delay line with reduced timing errors and jitters

US Patent 6756818 · Granted Jun 29, 2004

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Antenna module, antenna module manufacturing method, and electronic device2024
Sub-sampling phase-locked loop2022
Clock and data recovery device and jitter tolerance enhancement method thereof2021
Band sharing technique of receiver2020
Reference voltage generator2020
Transformer or inductor sharing in a radio frequency amplifier and method theref2020
Dynamic amplifier and related gain boosting method2020
Clock and data recovery circuit with jitter tolerance enhancement2019
Signal processing circuit for mitigating pulling effect and associated method2018
Transmit power control method and system in mobile communications device2018
Digital signal up-converting apparatus and related digital signal up-converting 2018
Switching power amplifier and method for controlling the switching power amplifi2018