Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable stabilization interval for internal stop grant state during which core logic is supplied with clocks and power to minimize stabilization delay

Programmable stabilization interval for internal stop grant state during which core logic is supplied with clocks and power to minimize stabilization delay

US Patent 6754837 · Granted Jun 22, 2004

Estimated economic value: $4,162,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor integrated circuit and operating method of semiconductor integrate2014
Hardware monitoring and decision making for transitioning in and out of low-powe2012
Protocol for power state determination and demotion2012
Data processing device with low-power cache access mode2011
Dynamic processor power management device and method thereof2011
Selective deactivation of processor cores in multiple processor core systems2010
Serial interface having a read temperature command2007
Message based power management in a multi-processor system2007
Use of a signal line to adjust width and/or frequency of a communication link du2006
Message based power management2006
Method and apparatus for powering down the CPU/memory controller complex while p2006
Variable maximum die temperature based on performance state2005