Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Automatic addressing of expanders in I/O subsystem

Automatic addressing of expanders in I/O subsystem

US Patent 6754720 · Granted Jun 22, 2004

Estimated economic value: $8,281,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automatic generators for verilog programming2010
ASIC functional specification parser2010
Method and system for sharing a receive buffer RAM with a single DMA engine amon2008
Alignment signal control apparatus and method for operating the same2008
System and method for automatic extraction of testing information from a functio2007
Wired endian method and apparatus for performing the same2007
Hardware circuit and method for automatically configuring on-the-fly a sub-unit 2006
Expander device for isolating bus segments in I/O subsystem2005
Expander device and method for resetting bus segments in I/O subsystem segmented2005
I/O subsystem topology discovery method2004
Structure and method for message snooping in SCSI bus expanders2004
Methods for assigning addresses to expanded devices in I/O subsystem2004