Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for testing and debugging a circuit

Method and apparatus for testing and debugging a circuit

US Patent 6751764 · Granted Jun 15, 2004

Estimated economic value: $7,959,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scan systems and methods2018
Method and apparatus for sharing an input/output terminal by multiple compensati2007
Internally generated vectors for burnin system2004
Method for on-line circuit debug using JTAG and shadow scan in a microprocessor2003
Apparatus for on-line circuit debug using JTAG and shadow scan in a microprocess2003
Dynamic termination logic driver with improved impedance control2003
Multiplexer select line exclusivity check method and apparatus2003
Dynamic termination logic driver with improved impedance control2002
Method for an output driver with improved impedance control2002
Output driver with improved impedance control2002
Method for a dynamic termination logic driver with improved impedance control2001
Method for a dynamic termination logic driver with improved slew rate control2001