Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mark configuration, wafer with at least one mark configuration and method for the fabrication of at least one mark configuration

Mark configuration, wafer with at least one mark configuration and method for the fabrication of at least one mark configuration

US Patent 6750554 · Granted Jun 15, 2004

Estimated economic value: $53,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ferroelectric memory cell for an integrated circuit2020
Application of antiferroelectric like materials in non-volatile memory devices2018
Ferroelectric memory cell for an integrated circuit2015
Integrated circuit with dielectric layer2010
Coating process for patterned substrate surfaces2008
Method of making an integrated circuit, including forming a contact2008
Process for vertically patterning substrates in semiconductor process technology2008
Method for determining the depth of a buried structure2007
Method for fabricating microchips using metal oxide masks2007
Method and configuration for reinforcement of a dielectric layer at defects by s2007
Method for fabricating a contact hole plane in a memory module2006
Mark configuration, wafer with at least one mark configuration, and a method of 2006