Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient system bus architecture for memory and register transfers

Efficient system bus architecture for memory and register transfers

US Patent 6748505 · Granted Jun 8, 2004

Estimated economic value: $20,315,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dependency checking for reconfigurable logic2004
Configuration bits layout2003
Logic flag registers for monitoring processing system events2002
DMA data streaming2002
Fetching and handling a bundle of instructions comprising instructions and non-c2000
Apparatus for handling register windows in an out-of-order processor1999
Apparatus for enforcing true dependencies in an out-of-order processor1999
Method for handling complex instructions in an out-of-order processor1999
Method for speculative calculation of physical register addresses in an out of o1999
Method for enforcing true dependencies in an out-of-order processor1998