Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Error correction architecture to increase speed and relax current drive requirements of SAR ADC

Error correction architecture to increase speed and relax current drive requirements of SAR ADC

US Patent 6747589 · Granted Jun 8, 2004

Estimated economic value: $19,033,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Frequency detector and oscillator circuit2017
Spread-spectrum switching regulator for eliminating modulation ripple2015
Processes, circuits, devices, and systems for concurrent dual memory access in e2014
Multi-channel SAR ADC2012
Efficient switch cascode architecture for switching devices2012
Process, circuits, devices, and systems for encryption and decryption and other 2011
System and method for reducing power dissipation in an analog to digital convert2010
Processes, circuits, devices, and systems for encryption and decryption and othe2009
Increasing the SNR of successive approximation type ADCs without compromising th2005