Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for testing a computer bus using a bridge chip having a freeze-on-error option

Method for testing a computer bus using a bridge chip having a freeze-on-error option

US Patent 6745345 · Granted Jun 1, 2004

Estimated economic value: $8,295,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Haptic device that allows blind users to interact in real-time in virtual worlds2022
Payment card processing system2018
Method, apparatus, and program for certifying a voice profile when transmitting 2016
Method and apparatus for device driver state storage during diagnostic phase2016
Fibre channel N-port ID virtualization protocol2015
Operating system migration with minimal storage area network reconfiguration2014
Method, apparatus, and program for certifying a voice profile when transmitting 2013
Non-disruptive I/O adapter diagnostic testing2013
Method and apparatus for a fibre channel N-port ID virtualization protocol2012
Administration of kernel extensions2012
Device activity triggered device diagnostics2012
Maintaining storage area network (‘SAN’) access rights during migration of opera2011