Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock divider circuit with duty cycle correction and minimal additional delay

Clock divider circuit with duty cycle correction and minimal additional delay

US Patent 6744289 · Granted Jun 1, 2004

Estimated economic value: $29,693,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circular buffer architecture using local memories with limited resources2024
Data mover circuitry for N-dimensional data in an integrated circuit2022
Virtual room form maker2019
Special construct for continuous non-uniform active region FinFET standard cells2019
Ergonomic computer mouse2018
Computer pillow stand2018
Computer mouse2018
Special construct for continuous non-uniform active region FinFET standard cells2018
Special construct for continuous non-uniform RX FinFET standard cells2017
Measuring setup and hold times using a virtual delay2016
Audio speaker selection for optimization of sound origin2016
Special constructs for continuous non-uniform active region FinFET standard cell2016