Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Preventing the execution of a set of instructions in parallel based on an indication that the instructions were erroneously pre-coded for parallel execution

Preventing the execution of a set of instructions in parallel based on an indication that the instructions were erroneously pre-coded for parallel execution

US Patent 6742110 · Granted May 25, 2004

Estimated economic value: $25,569,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Recording processor instruction execution cycle and non-cycle count trace events2024
Recording processor instruction execution cycle and non-cycle count trace events2020
Sliding granularity time stamping2012
Power management events profiling2012
Dynamic frequency scaling for JTAG communication2009
Processor with a computer repeat instruction2006
Processor with pointer tracking to eliminate redundant memory fetches2004
Processor with pointer tracking to eliminate redundant memory fetches2004
Microprocessor with selected partitions disabled during block repeat2004
Bit field processor2004
Dual access instruction and compound memory access instruction with compatible a2004
Dual access instruction and compound memory access instruction with compatible a2004