Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Processor having replay architecture with fast and slow replay paths

Processor having replay architecture with fast and slow replay paths

US Patent 6735688 · Granted May 11, 2004

Estimated economic value: $33,328,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Device, method and system for providing a stacked arrangement of integrated circ2023
Device, method and system for providing a stacked arrangement of integrated circ2022
Dynamic partial power down of memory-side cache in a 2-level memory hierarchy2021
Apparatus and method for implementing a multi-level memory hierarchy having diff2021
Dynamic partial power down of memory-side cache in a 2-level memory hierarchy2020
Systems, apparatuses, and methods for a hardware and software system to automati2020
Apparatus and method for implementing a multi-level memory hierarchy2020
Memory type which is cacheable yet inaccessible by speculative instructions2020
Methods and apparatus to suspend and resume computing systems2020
QoS based binary translation and application streaming2019
Two-level system main memory2019
Apparatus and method for implementing a multi-level memory hierarchy2019