Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Total error multiplier for optimizing read/write channel

Total error multiplier for optimizing read/write channel

US Patent 6731443 · Granted May 4, 2004

Estimated economic value: $93,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Forward error correction (FEC) for local area networks (LANs)2017
Compensation for optical multi-path interference2016
Asymmetric complexity PHYs to reduce power dissipation in point-to-point communi2015
PHY retraining2015
Linearization of optical intensity modulation systems2015
BASE-T common mode testing in an Ethernet subsystem2015
Systems for high-speed backplane applications using pre-coding2015
Systems for high-speed backplane applications using FEC encoding2014
Systems for high-speed backplane applications using pre-coding2014
Systems for high-speed backplane applications using FEC encoding2013
Super block error correction code (ECC) adaptable to communication systems inclu2012
Magnetic disk drive, servo writer, self-servo writer and methods for use therewi2012