Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mechanism for optimizing transaction retries within a system utilizing a PCI bus architecture

Mechanism for optimizing transaction retries within a system utilizing a PCI bus architecture

US Patent 6728808 · Granted Apr 27, 2004

Estimated economic value: $12,362,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Neurotransmitter transport in probiotics2024
Plan implementation2024
Plan implementation2021
Neurotransmitter transport in probiotics2021
Plan implementation2018
Coordinated configuration, management, and access across multiple data stores2018
Method and apparatus for dynamic bus request and burst-length control2002
Asynchronous switching circuit for multiple indeterminate bursting clocks2001
Method and system for bus switching data transfers2001
Qualified burst cache for transfer of data between disparate clock domains1999
Method and apparatus for time-based download control1999
Melt distribution arrangement for three level stack molds1998