{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method and apparatus for simulated error injection for processor deconfiguration design verification", "item": "https://www.patentleaderboard.com/patent/6728668"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for simulated error injection for processor deconfiguration design verification

Method and apparatus for simulated error injection for processor deconfiguration design verification

US Patent 6728668 · Granted Apr 27, 2004

Estimated economic value: $8,134,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automatic network reconfiguration upon changes in DHCP IP addresses2011
Method and apparatus for dynamic management of input/output subsystem addressing2008
Method, system, and computer program product for managing persistent data across2007
Method and apparatus for recovering logical partition configuration data2006
Implantable system for cell growth control2006
Method and apparatus for maintaining profiles for terminals in a configurable da2006
Porous drug delivery system2006
System and method for system surveillance using firmware progress code2005
Method of synchronizing multiple networks using permanent addressing scheme2005
Method and apparatus for updating new versions of firmware in the background2005
Method and apparatus for managing access to a service processor2005
Method and apparatus for verifying hardware implementation of a processor archit2005