Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Arrangement for reducing layer 3 header data supplied to switching logic on a network switch

Arrangement for reducing layer 3 header data supplied to switching logic on a network switch

US Patent 6728246 · Granted Apr 27, 2004

Estimated economic value: $2,236,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reservation architecture for overcommitted memory2023
Hardware-assisted paging mechanisms2022
Concept for approximate deduplication in storage and memory2021
Reservation architecture for overcommitted memory2020
Lazy memory deduplication2020
Memory pressure notifier2020
Optimal use of buffer space by a storage controller which writes retrieved data 2014
Retransmission system and method for a transport offload engine2013
Processing of read requests in a memory controller using pre-fetch mechanism2013
Priority based bus arbiters avoiding deadlock and starvation on buses that suppo2013
System and method for using metadata in the context of a transport offload engin2011
System and method for processing RX packets in high speed network applications u2011