Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Generic register interface for accessing registers located in different clock domains

Generic register interface for accessing registers located in different clock domains

US Patent 6721277 · Granted Apr 13, 2004

Estimated economic value: $3,617,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Packet validation in virtual network interface architecture2021
Packet validation in virtual network interface architecture2018
Multiple port shared memory2017
Hashing algorithm for network receive filtering2017
Optical line termination in a passive optical network2015
Two parallel engines for high speed transmit IPSEC processing2015
Hashing algorithm for network receive filtering2015
Method and apparatus for controlling timing of a transmission signal from a netw2014
Method and apparatus for sampling a serial data stream using a clock signal, bas2014
Processing architecture for passive optical network2014
Quality of service and flow control architecture for a passive optical network2014
Programmable universal asynchronous receiver/transmitter (UART) based on referen2013