Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor integrated circuit device and method of manufacturing involving the scale-down width of shallow groove isolation using round processing

Semiconductor integrated circuit device and method of manufacturing involving the scale-down width of shallow groove isolation using round processing

US Patent 6720234 · Granted Apr 13, 2004

Estimated economic value: $246,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Battery-module temperature increase method and cell balancing method using the s2025
Pretreatment liquid, ink set, and printed matter2025
Phase measuring method and signal processing device2025
Battery-module protection structure2025
Water-based inkjet yellow ink, ink set, and method for producing printed matter2025
Battery temperature regulating apparatus2025
Ultrafine fibers and liquid fiber dispersion2025
Photosensitive resin composition, dry film using same, printed wiring board, and2025
Eccentric core-sheath composite fiber and combined filament yarn2024
Oligonucleotides and methods for preparing2024
Photosensitive resin composition, dry film using same, printed wiring board, and2024
Flow-rate measuring device2024