Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamic CMOS circuits with individually adjustable noise immunity

Dynamic CMOS circuits with individually adjustable noise immunity

US Patent 6710627 · Granted Mar 23, 2004

Estimated economic value: $37,745,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

In-situ detection of anomalies in integrated circuits using machine learning mod2025
Apparatus and method for approximate trilinear interpolation for scene reconstru2025
Apparatus and method for approximate trilinear interpolation for scene reconstru2025
Techniques in hybrid regulators of high power supply rejection ratio and convers2024
System, apparatus and method for sensor-driven and heuristic-based minimum energ2023
Asynchronous stream mote2022
Non-linear clamp strength tuning method and apparatus2022
System for placement optimization of chip design for transient noise control and2022
Multiple output voltage conversion2022
Controlling a processing performance level depending on energy expenditure2022
System, apparatus and method for sensor-driven and heuristic-based minimum energ2022
Memory devices providing in situ computing using sequential transfer of row buff2021