Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Enhanced chip scale package for wire bond dies

Enhanced chip scale package for wire bond dies

US Patent 6710438 · Granted Mar 23, 2004

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ferroelectrics and ferromagnetics for noise isolation in integrated circuits, pa2011
Wafer level packages and methods of fabrication2007
Method and device to elongate a solder joint2007
Packaged integrated antenna for circular and linear polarizations2005
Wafer-level inter-connector formation method2004
Apparatus and method for fluid-based cooling of heat-generating devices2004
Optical device carrier2003
Optical device carrier2003
Enhanced chip scale package for flip chips2003
Enhanced chip scale package for flip chips2003
High frequency board-to-board connector2003
High frequency board-to-board connector2003