Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Computer system for eliminating memory read-modify-write operations during packet transfers

Computer system for eliminating memory read-modify-write operations during packet transfers

US Patent 6708258 · Granted Mar 16, 2004

Estimated economic value: $107,826,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for reducing thread overhead for systems with multiple multi-threaded2013
Apparatus for hardware-software classification of data packet flows2012
Multi-threaded processing using path locks2011
Using ordered locking mechanisms to maintain sequences of items such as packets2009
Method and apparatus for dynamic load balancing over a network link bundle2009
Hierarchical flow control for router ATM interfaces2009
Inter-chip processor control plane communication2008
Hardware filtering support for denial-of-service attacks2008
Header range check hash circuit2008
Technique for nondisruptively recovering from a processor failure in a multi-pro2008
System and method for communicating in a multi-processor environment2007
Zero overhead resource locks with attributes2007