Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

System and method for evaluating the location of a failure in a logic circuit, and machine-readable recording medium having a recorded program

US Patent 6697981 · Granted Feb 24, 2004

Estimated economic value: $30,000

Assignee

Inventors

View full patent text on Google Patents →