Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Single-poly two-transistor EEPROM cell with differentially doped floating gate

Single-poly two-transistor EEPROM cell with differentially doped floating gate

US Patent 6693830 · Granted Feb 17, 2004

Estimated economic value: $13,277,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated isolation capacitance structure2020
Top drain LDMOS2018
Method of fabrication and device configuration of asymmetrical DMOSFET with scho2016
Top drain LDMOS2015
Formation of high sheet resistance resistors and high capacitance capacitors by 2014
Split gate with different gate materials and work functions to reduce gate resis2013
Configuration and method to form MOSFET devices with low resistance silicide gat2012
Configuration and method to form MOSFET devices with low resistance silicide gat2012
Split gate with different gate materials and work functions to reduce gate resis2011
Device configuration of asymmetrical DMOSFET with schottky barrier source2011
Formation of high sheet resistance resistors and high capacitance capacitors by 2010
Configuration and method to form MOSFET devices with low resistance silicide gat2010