Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Testing of high speed DDR interface using single clock edge triggered tester data

Testing of high speed DDR interface using single clock edge triggered tester data

US Patent 6691272 · Granted Feb 10, 2004

Estimated economic value: $5,232,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for providing aiding information to a satellite positioning sy2010
Correlated double sampling variable gain amplifier circuit for use in a digital 2007
System and method for synchronizing a selected master circuit with a slave circu2005