Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Buried layer manufacturing method

Buried layer manufacturing method

US Patent 6689672 · Granted Feb 10, 2004

Estimated economic value: $16,489,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit comprising a gradually doped bipolar transistor and correspon2012
Integrated circuit comprising a substrate and a resistor2010
Integrated circuit comprising a gradually doped bipolar transistor2010
Integrated circuit and fabrication process2008
Integrated circuit and fabrication process2006
Fabrication process for integrated circuit having photodiode device2006
Process for fabricating a single-crystal substrate and integrated circuit compri2006
Process and installation for doping an etched pattern of resistive elements2006
Method for fabricating an NPN transistor in a BICMOS technology2006
Bipolar transistor manufacturing method2005
Bipolar transistor manufacturing method2005
Contact structure on a deep region formed in a semiconductor substrate2005