Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for correcting clock duty cycle skew by adjusting a delayed clock signal according to measured differences in time intervals between phases of original clock signal

Method for correcting clock duty cycle skew by adjusting a delayed clock signal according to measured differences in time intervals between phases of original clock signal

US Patent 6687844 · Granted Feb 3, 2004

Estimated economic value: $41,560,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Implementing write ports in register-file array cell2021
Method and apparatus for detecting and correcting clock duty cycle skew in a pro2007
Polysilicon/amorphous silicon composite gate electrode2004
Method and apparatus to control the signal development rate of a differential bu2003
Method for forming a polysilicon/amorphous silicon composite gate electrode2000