Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor chip having both polycide and salicide gates and methods for making same

Semiconductor chip having both polycide and salicide gates and methods for making same

US Patent 6686276 · Granted Feb 3, 2004

Estimated economic value: $7,247,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Flash-to-ROM conversion2015
Method for fabricating capacitor structures using the first contact metal2010
Single poly CMOS logic memory cell for RFID application and its programming and 2010
Protection against in-process charging in silicon-oxide-nitride-oxide-silicon (S2008
SONOS embedded memory with CVD dielectric2008
Method of decreasing charging effects in oxide-nitride-oxide (ONO) memory arrays2006
Protection against in-process charging in silicon-oxide-nitride-oxide-silicon (S2005
Self-aligned process for fabricating memory cells with two isolated floating gat2004
Methods for fabricating a semiconductor chip having CMOS devices and fieldless a2003
Methods for making semiconductor chip having both self aligned silicide regions 2002
Methods for fabricating a semiconductor chip having CMOS devices and a fieldless2002
Method for depositing a flow fill layer on an integrated circuit wafer1997