Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self calibrating digital delay-locked loop

Self calibrating digital delay-locked loop

US Patent 6680634 · Granted Jan 20, 2004

Estimated economic value: $15,658,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Radio device with inter-processor communication circuitry2024
Radio communications2023
Apparatus, system and method of respiratory inductance plethysmography with meas2023
Software-trace message sink peripheral2022
System and method for control of multiple voltage regulators2021
Programmable radio transceivers2020
Clock generation circuit with fast-startup standby mode2020
Method for diagnosing power supply failure in a wireless communication device2020
System and method for control of multiple voltage regulators2019
Switched mode power supply output stage configuration2017
Clock generation circuit with fast-startup standby mode2016
Multi-mode I/O circuitry supporting low interference signaling schemes for high 2015