Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Majority vote circuit for test mode clock multiplication

US Patent 6675312 · Granted Jan 6, 2004

Estimated economic value: $5,776,000

Assignee

Inventors

View full patent text on Google Patents →