Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for controlling timing in reduced programmable logic devices

Method for controlling timing in reduced programmable logic devices

US Patent 6675309 · Granted Jan 6, 2004

Estimated economic value: $29,766,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Excavation bucket2018
Computing system with network attached processors2014
Graphical user interface (GUI) including input files with information that deter2013
Lip for excavation bucket2013
Excavation bucket corner element2013
Cheek plate for excavation bucket2013
Shroud for excavation bucket2013
Shroud for excavation bucket2013
Excavation bucket2012
Data storage system with removable memory module having parallel channels of DRA2012
Port interface modules (PIMs) in a multi-port memory controller (MPMC)2011
Accessing user registers in an integrated circuit2010