Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for bus optimization in a PLB system

Method and apparatus for bus optimization in a PLB system

US Patent 6671752 · Granted Dec 30, 2003

Estimated economic value: $8,971,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Select decompression headers and symbol start indicators used in writing decompr2023
Automatic hash function selection2022
Minimizing conflicts in multiport banked memory arrays2022
Record-based matching in data compression2021
Instant quiescing of an accelerator2021
Verifying the correctness of a deflate compression accelerator2021
Verifying the correctness of a deflate compression accelerator2021
Verifying the correctness of a deflate compression accelerator2021
Systems and methods for creating an integrated circuit with a remote device2020
Heuristic method to control fetching of metadata from a cache hierarchy2020
Length-limited huffman encoding2020
Reducing latch count to save hardware area for dynamic Huffman table generation2020