{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method and apparatus for reducing inefficiencies in shared memory devices", "item": "https://www.patentleaderboard.com/patent/6670959"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing inefficiencies in shared memory devices

Method and apparatus for reducing inefficiencies in shared memory devices

US Patent 6670959 · Granted Dec 30, 2003

Estimated economic value: $28,536,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Programmable application-specific array for protecting confidentiality and integ2025
Removal of hardware intellectual property and programmable replacement2024
Systems and methods for device authentication in supply chain2024
Systems and methods for logic circuit replacement with configurable circuits2023
Scalable high performance 3D graphics2018
System and method of protecting data in dynamically-allocated regions of memory2017
Scalable high performance 3D graphics2016
On screen displays associated with remote video source devices2015
On screen displays associated with remote video source devices2013
Scalable high performance 3D graphics2013
Method and system for transmitting or receiving N-bit video data over a serial l2012
Scalable high performance 3D graphics2010