Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Developement of hardmac technology files (CLF, tech and synlib) for RTL and full gate level netlists

Developement of hardmac technology files (CLF, tech and synlib) for RTL and full gate level netlists

US Patent 6658628 · Granted Dec 2, 2003

Estimated economic value: $6,728,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Generation of an extracted timing model file2012
Generation of an extracted timing model file2010
Verification of an extracted timing model file2009
Timing constraints methodology for enabling clock reconvergence pessimism remova2008
Automatic method and system for instantiating built-in-test (BIST) modules in AS2006
Generic multi-step therapeutic treatment protocol2006
Automatic method and system for instantiating built-in-test (BIST) modules in AS2005
Generic multi-step therapeutic treatment protocol2003
System for using register sets and state machines sets to communicate between st1995