Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduced power consumption multiplexer using self-decoding power down logic

Reduced power consumption multiplexer using self-decoding power down logic

US Patent 6657979 · Granted Dec 2, 2003

Estimated economic value: $16,749,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High speed receiver with wide input voltage range2006
Cell structure for bipolar integrated circuits and method2005
Current source and method therefor2000
Current source and method therefor2000
Current source and method therefor2000
Apparatus and method for dynamic hardening of a digital circuit1999
Method and apparatus for hardening current steering logic to soft errors1997
Circuit to detect the hook status and ringing at the CPE end of a telephone netw1994
Enhanced subscriber line interface circuit1994
Hybrid balance and combination codec filter circuit1993
Enhanced high voltage line interface circuit1992
Thermal protection circuit for an integrated circuit subscriber line interface1991